



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/772,830		01/30/2001	Frank K. Baker JR.	SC11150TH	2027
23125	7590	07/28/2005		EXAM	INER
		ICONDUCTOR, IN	NAMAZI, MEHDI		
LAW DEPARTMENT 7700 WEST PARMER LANE MD:TX32/PL02			PL02	ART UNIT PAPER NUMBER	
AUSTIN, T	X 78729)	2189		

DATE MAILED: 07/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	09/772,830	BAKER ET AL.					
Office Action Summary	Examiner	Art Unit					
	Mehdi Namazi	2189					
The MAILING DATE of this communication app							
Period for Reply		·					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	86(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	ely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 10 Fe	<u>ebruary 2005</u> .						
2a)⊠ This action is FINAL . 2b)☐ This	This action is FINAL . 2b) ☐ This action is non-final.						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) Claim(s) <u>1-4,6-10 and 12-26</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6) Claim(s) <u>1-4,6-10 and 12-26</u> is/are rejected.	Claim(s) <u>1-4,6-10 and 12-26</u> is/are rejected.						
7) Claim(s) is/are objected to.	Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	r election requirement.						
Application Papers							
9) The specification is objected to by the Examine	r.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correcti	on is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).					
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.					
Priority under 35 U.S.C. § 119							
 12) ☐ Acknowledgment is made of a claim for foreign a) ☐ All b) ☐ Some * c) ☐ None of: 1.☐ Certified copies of the priority documents 2.☐ Certified copies of the priority documents 	s have been received.						
3. Copies of the certified copies of the prior							
application from the International Bureau		·					
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s) 1) X Notice of References Cited (PTO-892)	4) Interview Summary	(PTO_413)					
2) Notice of References Cited (P10-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	ite					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal P 6) Other:	atent Application (PTO-152)					
Paper No(s)/Wall Date	о) 🗀 Ошег						

Application/Control Number: 09/772,830

Art Unit: 2189

DETAILED ACTION

1. In view of the appeal brief filed on February 10, 2005, PROSECUTION IS HEREBY REOPENED. New ground of rejection are set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

- (1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,
 - (2) request reinstatement of the appeal.

If reinstatement of the appeal is requested, such request must be accompanied by a supplemental appeal brief, but no new amendments, affidavits (37 CFR 1.130, 1.131 or 1.132) or other evidence are permitted. See 37 CFR 1.193(b)(2).

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-4, 6-10, 12-14, 16-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okuno (US. Patent 6,105,114), and further in view of Morgan (U.S. No. 6,083,271).

As per claim 1, 6, and 16, Okuno teaches a memory system comprising: an array of addressable storage elements arranged in a plurality of rows and a plurality of

Art Unit: 2189

columns (fig. 9); and decoding circuitry coupled to the array of addressable storage elements (fig. 5), the decoding circuitry, responsive to decoding a first address, to access a first storage element of a first row of the plurality of rows, and the decoding circuitry, responsive to decoding a second address consecutive to the first address, to access a second storage element of a second row of the plurality of rows (fig. 8A shows accessing first and second row consecutively, the second row of the plurality of rows different from the first row of the plurality of row (fig. 9 shows first row is different from second row); wherein the first address comprises a group of bits (inherent, because any address is comprising of plurality of bits); wherein the second address comprises a group of bits (inherent, because any address is comprising of plurality of bits); wherein the decoding circuitry includes a row decoder and a column decoder (fig. 5elements 3, and 4); wherein the row decoder is operable responsive to a first portion of the group of bits of the first address and the second address (fig. 11 A); wherein the column decoder is operable responsive to a second portion of the group of bits of the first address and the second address (fig. 11B), wherein a bit of the second portion is more significant than a bit of the first portion (cols. 7-8, lines 65-8).

As per claims 14, 22, and 25 Okuno teaches an embedded control system comprising: a processor (it is inherent for any system to have a processor which has not been shown here); and a memory system coupled to the processor (fig. 5), the memory system comprising an input to receive an address signal from the processor (fig. 5, "address signal ADR"), an output to send addressed information to the processor, and a plurality of blocks, each of the plurality of blocks

Application/Control Number: 09/772,830 Page 4

Art Unit: 2189

comprising: an array of memory cells arranged in a plurality of rows and a plurality of columns to store information within a plurality of pages (fig. 9), each of the plurality of pages comprising a plurality of words (inherent), each of the plurality of words comprising a plurality of bits (inherent); and decoding circuitry comprising a column decoder and a row decoder (fig. 1, elements 3, and 4), the decoding circuitry coupled to the input, the output and the array of memory cells (fig. 5), the decoding circuitry, responsive to the address signal having a first address, accessing a first page of a first row of the plurality of rows, the decoding circuitry, responsive to the address signal having a second address consecutive to the first address, accessing a seconds page of a second row of the plurality of rows, and, thereafter (fig. 8A shows accessing first and second androws), the decoding circuitry coupling the first and second pages to the output (accessing first row as page address and second row as second page); wherein the address signal comprises a group of bits (inherent); the row decoder is operable responsive to a first portion of the group of bits; the column decoder is operable responsive to a second portion of the group of the bits, wherein each bit of the second portion is more significant than a least significant bit of the first portion (cols. 7-8, lines 65-8).

As per claims 1, 6, 16, 14, 22, and 25, Okuno teaches the claimed invention as detailed above in the previous paragraph, but fails to teach a storage with plurality of nonvolatile memory cells.

Morgan discloses a Random Access Memory (RAM) which does not permanently store information (cols. 5-6, lines 66-1). However, to make the RAM memory **non-volatile**, it is known to connect a battery to RAM device (col. 6, lines 4-6).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to incorporate the method of connecting a battery to a RAM device to make a non-volatile memory as taught by Morgan in corresponding to the storage device of Okuno. The modification would be obvious because of one of ordinary skill in the art would be motivated to connect a battery to a RAM device in order to make the information stored in the battery-backed RAM device non-volatile (col. 6, lines 5-7).

As per claims 2, 8, Okuno teaches wherein each of the storage elements stores one bit (it is inherent for each cell to store at least one bit of data).

As per claims 3, 9, Okuno teaches wherein each of the storage elements stores a plurality of bits arranged as a word (fig. 9, any few cells together could create a word).

As per claims 4, 10, Okuno teaches wherein each of the storage elements stores a plurality of bits arranged as a page (fig. 9, each row is comprising a plurality of bits to create a page).

As per claim 7, Okuno teaches wherein:

- a) the input of each of the storage elements is a control gate, and
- b) the output of each of the storage elements is a drain (fig. 13).

As per claim 12, Okuno teaches wherein each of the plurality of nonvolatile memory cells comprises a floating gate-type cell (it is inherent to use floating gate to detect the threshold voltage states in the cell transistor).

As per claim 13, Okuno teaches wherein the at least one of the less significant bits comprises all of the less significant bits (col. 8, lines 1-8).

As per claim 17, Okuno teaches wherein accessing a first storage element comprises reading a first page, the first page comprising a plurality of bits (it is inherent to consider first row as first element, wherein each row is comprising a plurality of bits to create a page).

As per claim 18, Okuno teaches wherein accessing a second storage element comprises reading a second page different from the first page, the second page comprising a plurality of bits (it is inherent to consider second row as second element, wherein each row is comprising a plurality of bits to create a second page).

As per claim 19, Okuno teaches wherein accessing a first storage element comprises initiating a first burst access, the first burst access comprising a plurality of bits (it is inherent to access first row as a first burst).

As per claim 20, Okuno teaches wherein accessing a second storage element comprises initiating a second burst access different from the first burst access, the second burst access comprising a plurality of bits (it is inherent to access the second row as a second burst).

As per claim 21, Okuno teaches wherein: the numeric address comprises a group of bits (inherent); the row decoder is operable responsive to a first portion of

the group of bits; the column decoder is operable responsive to a second portion of the group of bits, wherein each bit of the second portion is more significant than a least significant bit of the first portion (cols. 7-8, lines 65-8).

As per claims 23, and 24 Okuno teaches wherein the at least one of the less significant bits comprises all of the less significant bits (col. 8, lines 1-8).

Allowable Subject Matter

3. Claim 15 is allowed.

Conclusion

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 09/772,830 Page 8

Art Unit: 2189

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi Namazi whose telephone number is 571-272-4209. The examiner can normally be reached on Monday-Friday 8:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 571-272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MehdijWamazl / July 19, 2005

MANO PADMANABHAN SUPERVISORY PATENT EXAMINER

ano Ramana Shan